The Feasibility of On-Chip Interconnection using Antennas

K. K. O, K. Kim, B. Floyd, J. Mehta, H. Yoon, C.-M. Hung, D. Bravo, T. Dickson, X. Guo, R. Li,
N. Trichy, J. Caserta, W. Bomstad, J. Branch, D.-J. Yang, J. Bohorquez, J. Chen, E.-Y. Seok, L. Gao,
A. Sugavanam, J.-J. Lin, S. Yu, C. Cao, M.-H. Hwang, Y.-P. Ding, S.-H. Hwang, H. Wu,
N. Zhang, and J. E. Brewer

Silicon Microwave Integrated Circuits and System Research Group (SiMICS) Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, 32611 Tel.: 352-392-6618, e-mail: kko@tec.ufl.edu

Abstract-The feasibility of integrating antennas and required circuits to form wireless interconnects in foundry digital CMOS technologies has been demonstrated. The key challenges including the effects of metal structures associated with integrated circuits, heat removal, packaging, and interaction of transmitted and received signals with nearby circuits appear to be manageable. Besides, on-chip interconnection, this technology can potentially be applied for implementation of true single chip radio and radar, interchip communication systems, RFID tags and others.

Introduction

Scaling of MOS transistor length to below 0.10 μ m has made the implementation of CMOS circuits operating at 20 GHz and higher feasible [1]-[4]. In fact, according to the 2003 International Road Map for Semiconductor (ITRS) [5], the cut-off frequency (f_T) and unity maximum available power gain frequency (f_{max}) targets for the year 2015 are ~ 700 GHz. With such transistors, it should be possible to implement RF circuits operating at 200-250 GHz. At 24 GHz, the wavelength of electro-magnetic waves in free space is 12.5 mm and in silicon it is 3.7 mm. This means a quarter wave antenna needs to be only ~ 3 and 0.9 mm in free space and silicon. These in conjunction with the increases of chip sizes to ~ 2 cm x 2 cm have made the integration of antennas for wireless communication possible.

On-chip antennas could potentially be used to relieve the bottleneck associated with global signal distribution inside integrated circuits (IC's). Wireless interconnects using on-chip antennas could lower clock skew [6] and reduce the impact of dispersion (Fig. 1) besides freeing up wiring resources for other uses. On-chip antennas could also be used for data communication among integrated circuits to lower the I/O pin counts, thus reducing the form factor and packaging costs (Fig. 2) [7], as well as for communication within an IC. By incorporating a technique for eliminating the need for an off-chip crystal reference [8] into a transceiver with on-chip antennas [9],[10], a true single chip radio which is small, reliable and easy to use can also be realized. The availability of sensor nodes incorporating such a radio (µ-nodes, Fig. 3) will accelerate the realization of the Smart Dust vision [11].

This paper reviews the status of key technologies required to implement on-chip and inter-chip wireless interconnect



Fig.1: Wireless Clock Receiver Block Diagram

systems as well as challenges and potential solutions. This paper discusses the paths for signal propagation [12], performance of integrated antennas on 10-20 Ω -cm silicon substrates commonly used in CMOS and BiCMOS technologies [13]-[15], circuits which could be implemented in mainstream CMOS technologies for these applications [16],[17] and demonstrations of wireless interconnects [18],[19]. The key challenges including the effects of metal structures associated with integrated circuits [20]-[23], heat removal [18], packaging [19], and interaction of transmitted and received signals with nearby circuits [24]-[27] are discussed.

Figure 4 shows some of the possible paths for signal propagation within an integrated circuit. There are a direct path, a



Fig. 2. A printed circuit board with circuits utilizing wireless interconnects.

0-7803-9254-X/05/\$20.00 ©2005 IEEE.

path formed by refraction through the SiO₂ layer and reflection at the interface between the silicon/underlying dielectric layer (AlN), and a path refracted through the SiO₂ and silicon layers and reflected by the metal chuck which emulates a heatsink in the back of a die. The signals propagating on these paths constructively and destructively interfere. There are also multiple reflected paths. However, due to longer path lengths, the signals propagated on these paths suffer from greater attenuation and these paths are not included.



Fig. 5 shows G_a versus frequency plots for varying thicknesses of AlN layer between the silicon and metal chuck. The measurements were made using a pair of 2-mm zigzag dipole antennas shown in Fig. 6 and the separation between the antennas was 5 mm. The antenna pair power gain, G_a is defined as

$$G_{a} = \frac{|S_{21}|^{2}}{\left(1 - |S_{11}|^{2}\right)\left(1 - |S_{22}|^{2}\right)} = G_{t}G_{r}\left(\frac{\lambda}{4\pi R}\right)^{2}e^{-2\alpha R}$$
(1).

 G_a includes the gains of transmitting (G_t) and receiving antennas (G_r), and the propagation loss effects in the medium including the conduction loss. λ is the wavelength, α is the attenuation constant which accounts for the substrate conduction loss, and R is the antenna separation. G_a is obtained by measuring the 2-port S-parameters of an antenna pair, and de-embedding the mismatch losses using $|S_{11}|^2$ and $|S_{22}|^2$.



The dips due to destructive interference effects are observed in the plots. As the AlN thickness is increased, the frequencies at which the dips occur are lowered. This and the fact that G_a improves when the substrate is made insulating [13],[14] are clear indications that the signal transmission and reception are via wave propagation. The addition of a 0.76-mm thick AlN layer improves the power transmission gain by around ~10 dB compared to the case when the wafer is in direct contact with the metal chuck. The AlN layer has a thermal conductivity comparable to Al and provides an excellent thermal path for heat removal. Fig. 7 shows the radiation patterns of dipole and loop antennas at 10 GHz,



Fig. 5, G_a vs. frequency when the AIN propagating layer thickness is varied.

which are consistent with the basic antenna theory.

As mentioned, clock distribution can be a potential application for on-chip wireless interconnects. In the wireless approach, the clock is transmitted using a monotone sine wave and the received signal is amplified, divided and buffered to locally provide clock signals (Fig. 1). At the 0.18-µm generation, the latency for wireless clock distribution system was estimated to be around $\sim 400 \text{ pS}$ compared to $\sim 1 \text{ nS}$ of conventional clock distribution networks. The latencies to all points in a chip must be matched to a tighter tolerance with each generation of technologies to facilitate the increase of clock frequency. The latencies in wireless systems are dominated by the delay through clock receiver circuits and this delay scales down with technology as shown in Fig. 8, while the latency for conventional system is expected to remain essentially constant. This means for conventional clock distribution systems, the latencies must be matched to a smaller percent of the total latency compared to a wireless clock distribution network. Furthermore, for the wireless approach, the clock drivers are distributed over the chip (Fig. 1). This should reduce the temperature variation in the chip, which is a significant source of skew. These are fundamental distinctions that could lead to smaller skew for a wireless clock distribution system. In addition, since a single tone sine wave is used for clock transmission, the dispersion which has been suggested as the effect which could ultimately limit the chip size and clock [28] is greatly reduced



Fig. 6, On-chip antennas fabricated on a 20-Ωcm substrate.

On wafer, a 15-GHz transmitted signal 2.2 cm away from a clock receiver with an on-chip antenna has been successfully picked up by the receiver and amplified to generate a digital output signal [18] (Fig. 9). The receiver and transmitting antennas were fabricated using a 0.18- μ m CMOS process [17]. Fig. 10 shows micro-photographs of the transmitter and receiver. The area including the antenna is 5.86 x 10⁵ μ m². The area excluding bond pads is 3.75 x 10⁵ or (~ 600 x 600)

 μ m². The receiver consumes 40 mW of power. For the clock application, transmission over 2.2 cm is sufficient for the largest chip projected by the 2003 ITRS [5].



Fig 7, radiation patterns of dipole and loop antennas.

The measured peak-to-peak jitter of receiver is 6.6 ps at 1.875 GHz, corresponding to 1.24% of a local clock period [29]. This is promising, however, to properly evaluate, measurements in IC's with a large number of digital circuits are needed. The power consumption of a wireless clock distribution system using 16 receivers over the areas projected by the ITRS has been estimated and found to be comparable to that of conventional systems [30]. This is due to the fact that most of the power consumption of a clock distribution network is expended for driving local loads.



Fig. 8, Latencies versus time for clock distribution systems.

The characteristics of on-chip antennas are expected to be strongly influenced by packaging, and dealing with this has been considered as a major challenge. The chips including the receiver and transmitter shown in Fig. 10 were housed in 407-pin flip-chip packages with a ball grid array (BGA), and tested on a printed circuit (PC) board (Fig. 11) [19]. The relative permittivity of underfill is 3.2. The package is 16 mm x 16 mm with two metal layers. The PCB contains four metal layers, and the dielectric is FR4. The transmitter consists of a voltage controlled oscillator, an amplifier, and an antenna. The transmitter occupies an area of ~600x400 μ m² excluding the bond pads, and consumes 50 mW of power.

Using these, a sine wave generated in a transmitter was transmitted through an on-chip antenna and the wave was picked up by a receiver in the same chip ~4 mm away. The separation was limited by the size of chip. The testing requires only dc connections to the receiver and transmitter



Fig. 9, Transmitted and the digital output signal of a clock receiver 2.2 cm away from the transmitting antenna.



except the output connections for the receiver. The output similar to that shown in Fig. 9 has been obtained clearly indicating that on-chip wireless interconnects function even inside a package.

For a clock distribution system with an external planar array antenna (Fig. 12), a clock signal with total skew less than ~14 pS can be provided over an area of 3.8 cm x 3.1 cm [31] in the presence of a heatsink [32]. This should be sufficient for a system operating ~3 GHz. The area is ~4X larger than that typically thought possible for synchronization at such a frequency. Furthermore, the receiving antennas can be significantly shorter than 1 mm [33]. Lastly, the form factor of this system could be comparable to that of conventional systems deployed in desktop computers.



Figure 11, The testchip shown in Figure 10 was packaged in a flip-chip package with a ball grid array. The chip was tested in a printed circuit board.

Metal structures near antennas can change input impedances and phase of received signals. To deal with this, design guidelines to exclude the interference structures which significantly change the input impedance and techniques to correct the phase changes are being developed [22],[23]. Another concern is the interference effects between transmitted signal and nearby circuits, and between the transmitted/ received signal and switching noise of nearby circuits [24]-[27]. A 925-MHz output signal of a 7.4 GHz wireless interconnect [16] is used to drive 100-stage long inverter chains (Fig. 13). This was the first use of a wireless interconnect to drive a digital circuit. As the number of inverter chains is increased, jitter of the received signal increases and ultimately, the receiver fails. The cause for this is the changes in the receiver amplifier gain and self-oscillation frequencies of the frequency divider due to the substrate noise injected from the switching inverters. The operation was restored by increasing the transmitted power to compensate for the gain reduction and by re-centering the self-oscillation frequency of the divider [27]. It should be possible to reduce the sensitivity to the substrate injected noise by using guard rings and a triple nwell process which is starting to be widely available to isolate the body nodes of NMOS transistors in clock receivers.



Fig. 12. A compact clock distribution system using an external planar array antenna. A fan could be placed on the sides.

The on-chip antennas can also be used for data communication [6],[34],[35]. The packaging cost not following the silicon die cost reduction curve has been cited as a difficult challenge facing the silicon IC industry beyond 2010 [5]. To alleviate this problem, the input/output (I/O) pins could be replaced with wireless connections formed using transmitters and receivers with on-chip antennas. Transient characteristics of antennas [36] as well as fractal antennas [37] with ultra wide band matching have been investigated for this purpose. Each receiver and transmitter pair can replace multiple pins by use of multiple access techniques such as frequency division multiple access, code division multiple access and others. This decrease of number of pins reduces the foot prints of packaged IC's as conceptually illustrated in Fig. 2. This should also decrease the delays between pins. This delay reduction however, must be balanced by the added delays of transmitter and receiver. The wireless data communication can also provide additional capabilities such as communication by more than one pair of devices at the same time [38].

The two main concerns for inter-chip and intra-chip wireless data communication are the bandwidth and power consumption. The bandwidth is limited by the maximum



Fig. 13, A 7.4-GHz clock receiver surrounded by inverter chain driven by the receiver.

operating frequency of RF circuits. As discussed, by 2015, RF circuits operating up to ~250 GHz could be fabricated in CMOS technologies. This seemingly high operating frequency by itself will most likely not sufficient to support the required bandwidth for intra-chip and inter-chip data communication. The typical bandwidth efficiency of ~1 bit-sec⁻¹-Hz⁻¹ leads to a data rate of only ~250 Gbits/sec. To overcome this, cellular data communication much like that used for cellular phones could be utilized. For instance, if the space around a chip can be divided into 10 cells, this could increase the aggregate data rate to ~2.5 Tbits/sec, which should probably be sufficient for the inter-chip applications in 2015.

For general purpose intra-chip global data communication, the ~ 2.5 -Tbits/sec data rate is still unacceptably low. This however does not preclude the use of on-chip wireless communication for distributing global control signals such as RESET and SLEEP as well as for specialized global and intermediate data communication with moderate bandwidth requirements. For the control signals, it maybe possible to share the antennas and parts of the clock receiver circuitry to reduce the overhead.

Conclusions

It is clear that on-chip antennas can be used to communicate within and between IC's. Signals propagate at the speed of light of a propagation medium [13], but wireless interconnects using on-chip antennas do not require optical components that are difficult to integrate [39]. As the maximum operating frequency of RFCMOS circuits increases with technology scaling, the required antenna and circuit areas will scale down. For example, at 250 GHz, quarter wave antennas for use in air and in silicon will be 300 and 90 μ m long, respectively. This will reduce the cost of on-chip wireless interconnects and

greatly increase the flexibility for use of on-chip antennas. The on-chip wireless interconnect technology can potentially be used to increase the clock frequency of digital systems, and to reduce the number of I/O pins and wires in integrated circuits.

Acknowledgements

This work is supported by SRC (Task ID: 453 and 885), DARPA (N66001-03-1-8901), NASA (NAG10-316 and NAG3-2930), and NSF (0424335).

References

[1] B.-A. Floyd and K. K. O, "A 23.8-GHz SOI CMOS Tuned Amplifier," IEEE Trans. on Microwave Theory and Techniques, vol. 50, issue 9, pp. 2193-2196, Sep. 2002.

[2] C.-M. Hung, L. Shi, I. Lagnado, and K. K. O, "A 25.9-GHz Voltage-Controlled Oscillator Fabricated in a CMOS Process," 2000 VLSI Symposium on Circuits, pp. 100 - 101, Honolulu, HI, June 2000.

[3] L. M. Franca-Neto, R. Bishop, and B. Bloechel, "64 GHz and 100 GHz VCO's in 90 nm Using Optimum Pumping Method," Tech. Digest of 2004 International Solid-State Circuits Conference, pp. 444-445, Feb. 2003, San Francisco, CA.

[4] M. Wetzel, L. Shi, K. Jenkins, P. R. de la Houssaye, Y. Taur, P. Asbeck, and I. Lagnado, "A 26.5-GHz Silicon MOSFET 2:1 dynamic frequency divider," IEEE Microwave and Guide Wave Letts, vol. 10, no. 10, pp. 421-423, Oct. 2000.

[5] 2003 International Technology Roadmap for Semiconductors, SIA

[6] K. K. O, K. Kim, B. A. Floyd, J. Mehta, and H. Yoon, "Inter and Intra-Chip Wireless Clock Signal Distribution Using Microwaves: A Status of an Initial Feasibility Study," Government Microcircuit Applications Conference, pp. 306-309, Mar. 1999, Monterey, CA.

[7] K. K. O et al., "On-chip Antennas in Silicon Integrated Circuits and Their Applications," IEEE Trans. on Electron Devices, vol. 52, no. 7, pp 1312-1323, July, 2005.

[8] K. K. O, J. E. Brewer, and D. Taubenheim, "RF Subsystem for μNode SOC," 2005 GOMAC, Paper 9.5, Las Vegas, NV, April, 2005.

[9] Y. Su, J.-J. Lin, and K. K. O, "A 20-GHz CMOS RF Down-Converter with an On-chip Antenna," 2005 Intl. Solid-State Circuits Conference, pp. 270-271, Feb. 2005, San Francisco, CA.

[10] F. Touati and M. Pons, "On-chip integration of dipole and VCO using standard BiCMOS technology for 10 GHz applications," 2003 European Solid-State Circuits Conference, pp. 494-497, October 2003.

[11] B. Warneke, M. Last, B. Liebowitz, K. S. J. Pister, "Smart Dust: communicating with a cubic -millimeter computer," Computer, vol. 34, no. 1, pp. 44-51, Jan. 2001.

[12] K. Kim, W. Bomstad, and K. K. O, "A Plane Wave Model Approach to Understanding Propagation in an Intra-chip Communication System," 2001 IEEE AP-S International Symposium and USNC/URSI National Radio Science Meeting, vol. 2, pp. 166-169, Boston, MA.

[13] K. Kim and K. K. O, "Characteristics of Integrated Dipole Antennas on Bulk, SOI, and SOS Substrates for Wireless Communication," Proceedings of the International Interconnect Conference, pp 21-23, San Francisco, CA, June 1998.

[14] K. Kim. H. Yoon, and K. K. O, "On-Chip Wireless Interconnection with Integrated Antennas," Technical Digest of IEDM, pp. 485-488, Dec. 2000, San Francisco, CA.

[15] A. B. M. Harun-ur Rashid, S. Watanabe, T. Kikkawa, X. Guo, and K. K. O, "Interference Suppression of Wireless Interconnection in Si Integrated Antenna," 2002 International Interconnect Conference, pp. 173-175, June 2002, San Francisco, CA.

[16] B. A. Floyd, K. Kim, K. K. O, "Wireless Interconnection in a CMOS IC with Integrated Antennas," Tech. Digest of 2000 IEEE International Solid-State Circuits Conference, pp. 328-329, Feb. 2000, San Francisco, CA.

[17] B. A. Floyd, C.-M. Hung, and K. K. O, "15-GHz Wireless Interconnect

Implemented in a 0.18-µm CMOS Technology Using Integrated Transmitters, Receivers, and Antennas," IEEE J. of Solid-State Circuits, vol. 37, no. 5, pp. 543-552, May 2002.

[18] X. Guo, J. Caserta, R. Li, B. Floyd, and K. K. O, "Propagation Layers for Intra-Chip Wireless Interconnection Compatible with Packaging and Heat Removal," 2002 Symposium on VLSI Technology, pp. 36-37, June, 2002, Honolulu, HI.

[19] J. Branch, X. Guo, L. Gao, A. Sugavanam, J.-J. Lin, and K. K. O, "Wireless Communication in a Flip-Chip Package using Integrated Antennas on Silicon Substrates," IEEE Electron Device Letters, vol. 26, no. 2, pp 115-117, Feb. 2005.

[20] H. Yoon, K. Kim, and K. K. O, "Interference Effects on Integrated Dipole Antennas by a Metal Cover for an Integrated Circuit Package," 2000 IEEE AP-S International Symposium and USNC/URSI National Radio Science Meeting, pp. 782-785, July 2000, Salt Lake City, UT.

[21] A. B. M. Harun-ur Rashid, S. Watanabe, T. Kikkawa, X. Guo, and K. K. O, "Interference Suppression of Wireless Interconnection in Si Integrated Antenna," 2002 International Interconnect Conference, pp. 173-175, June 2002, San Francisco, CA.

[22] X. Guo, R. Li and K. K. O, "Design Guidelines for Reducing the Impact of Metal Interference Structures on the Performance On-chip Antennas," 2003 IEEE AP-S Intl. Symp. and USNC/URSI National Radio Science Meeting, Vol. 1, pp 606-609, June, 2003, Columbus, OH.

[23] E.-Y. Seok and K. K. O, "Design Rules for Improving Predictability of On-chip Antenna Characteristics in the Presence of Other Metal Structures," 2005 International Interconnect Technology Conference, pp. 120-123, San Francisco, CA, June 2005.

[24] J. Mehta, and K. K. O, "Switching Noise of Integrated Circuits (IC's) Picked up by a Planar Dipole Antenna Mounted Near the IC's," IEEE Trans. on Electro-Magnetic Compatibility, vol. 44, no. 5, pp. 282-290, May 2002.

[25] D. Bravo, H. Yoon, K. Kim, B. Floyd, and K. K. O, "Estimation of the Signal-to-Noise Ratio for On-Chip Wireless Clock Signal," 2000 International Interconnect Technology Conference, pp. 9 - 11, June 2000, San Francisco, CA.

[26] T. O. Dickson, D. Bravo, and K. K. O, "Noise Coupling to On-Chip Antennas," 2002 IEEE International Symposium on EMC, vol.1, pp. 340-344, Minneapolis, MN.

[27] T. O. Dickson, B. Floyd, and K. K. O, "Jitter in a Wireless Clock Distribution System," 2002 International Interconnect Technology Conference, pp. 154-156, June 2002, San Francisco, CA.

[28] A. Deutsch, H. Harrier, C. Surovic, G. Hellner, D. Edelstein, R. Goldblatt, G. Biery, N. Greco, D. Foster, E. Crabbe, L. Su, and P. Coteus, "Functional high-speed characterization and modeling of a six-layer copper wiring structure and performance comparison with aluminum on-chip interconnections," Tech. Digest of IEEE International Electron Devices Meeting, pp.295-298, Dec. 1998, San Francisco, CA.

[29] B. A. Floyd, A CMOS Wireless Interconnect System for Multigigahertz Clock Distribution, Ph.D. Thesis, University of Florida, 2001.

[30] B. A. Floyd, and K. K. O, "The Projected Power Consumption of a Wireless Clock Distribution System and Comparison to Conventional Systems," Proceedings of the 1999 IITC, pp. 248-251, June 1999, San Francisco, CA.

[31] R. Li, X. Guo, and D.-J. Yang and K. K. O, "Initialization of a Wireless Clock Distribution System Using an External Antenna," Accepted to 2005 CICC.

[32] R. Li, X. Guo, and K. K. O, "A Technique for Incorporation of a Heatsink for a System Utilizing Integrated," 2004 International Interconnect Technology Conference, pp. 160-162, June 2004, San Francisco, CA.

[33] R. Li, W. Bomstad, J. Caserta, X. Guo and K. K. O, "Evaluation of Integrated Antennas for Wireless Connection between an Integrated Circuit and an Off-chip Antenna," Proc. of 2003 International Interconnect Conference, pp. 120-122, June 2003, San Francisco, CA.

[34] S. Watanabe, K. Kimoto and T. Kikkawa, "Transient Characteristics of Integrated Dipole Antennas on Silicon for Ultra Wideband Wireless Interconnects," 2004 IEEE AP-S Intl. Symp. and USNC/URSI National Radio Science

Meeting, paper 84.4, July 2004, Monterey, CA.

[35] M. Usami, A. Sato, K. Sameshima, K. Watanabe, H. Yoshigi, and R. Imura, "Powder LSI: An Ultra Small RF Identification Chip for Individual Recognition Applications," Tech. Digest of 2003 International Solid-State Circuits Conference, pp. 444-445, Feb. 2003, San Francisco, CA.

[36] S. Watanabe, K. Kimoto and T. Kikkawa, "Transient Characteristics of Integrated Dipole Antennas on Silicon for Ultra Wideband Wireless Interconnects," 2004 IEEE AP-S Intl. Symp. and USNC/URSI National Radio Science Meeting, paper 84.4, July 2004, Monterey, CA.

[37] K. Kimoto, S. Watanabe, T. Kikkawa, P. S. Hall, and Y. Yuan, "Characteristics of Fractal Dipole Antennas Integrated on Si for ULSI Wireless Interconnects," 2004 IEEE AP-S Intl. Symp. and USNC/URSI National Radio Science Meeting, paper 121.5, July 2004, Monterey, CA.

[38] M. F. Chang, V. P. Roychowdhury, L. Zhang, H. Shin, and Q. Y. Qian, "RF/wireless interconnect for inter- and intra-chip communication," Proceedings of IEEE, vol. 89, no. 4, pp 456-466, April 2001.

[39] D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chip," Proceedings of the IEEE, vol. 88, no. 6, pp. 728-749, June 2000.